材料科学
原子层沉积
光电子学
电介质
悬空债券
单层
泄漏(经济)
栅极电介质
高-κ电介质
外延
半导体
晶体管
纳米技术
硅
图层(电子)
电气工程
电压
经济
宏观经济学
工程类
作者
Shin-Yuan Wang,Shu-Jui Chang,Yu-Che Huang,Jia Hao Chih,Yu‐Chin Lin,Chao-Ching Cheng,Iuliana Radu,Chenming Hu,Chao‐Hsin Chien
摘要
In this work, we develop an ultrathin epitaxial h-AlN as an interfacial layer (IL) between HfO2 and monolayer WS2 channel by atomic layer deposition (ALD). The growth of ultrathin dielectrics using ALD has been challenging due to the dangling-bond-free surface of 2D materials. By utilizing sub-1 nm h-AlN as an IL and depositing HfO2 high-k dielectric, we were able to form a uniform and atomically flat gate dielectric without voids. The resulting structure exhibits an equivalent oxide thickness as low as 1 nm and ultra-low leakage currents of ∼10−6 A/cm2. The fabricated top-gate WS2 transistors demonstrate on-off ratios of around 106 and subthreshold swing as low as 93 mV/dec. Furthermore, we have verified the feasibility of using h-AlN IL for a gate-all-around structure. Our work presents a CMOS-compatible low-temperature ALD process for integrating gate dielectrics, offering excellent thickness scalability and uniform coverage around monolayer WS2 nanosheets. The combination of high-quality two-dimensional dielectrics and semiconductors will contribute to the development of future high-performance and low-power electronic devices.
科研通智能强力驱动
Strongly Powered by AbleSci AI