In this chapter the interfacing of various memory and peripheral devices to the STE bus will be described. In the course of this, the principles of interfacing as well as a description of typical devices will be given. All the examples use chips currently available, but these examples have been chosen to illustrate the principles involved and so should be modifiable to meet the requirements of more modern devices. In any practical design it is essential to consult the appropriate data sheets.