静电放电
钝化
光电子学
材料科学
薄脆饼
氧化铟锡
电子工程
电气工程
纳米技术
工程类
图层(电子)
电压
作者
Luqin Chen,Huijie Zheng,Bo Tang,Chunxi Guo,Wendong Shen,Xiangcao Chen,Ting Lu,Ting Li,Xiaona Zhang,Jingsi Zhang,Wei Jiang,Yan Mao
摘要
In this paper, the question of point defects caused by ESD (electrostatic discharge) is analyzed, and the method of reducing ESD risk is proved via unconventional pixel ITO (indium tin oxide) design. Through the analysis of the actual verification results, it is found that the phenomenon of ESD occurs between the dry etching of the channel and the SiNx (silicon nitride) film formation of passivation. The results also show that the occurrence of ESD point defects is related to product design. Compared with the products designed based on metal com and mid com, the products designed based on top com are more prone to ESD point defects. The ESD defect ratio increases with the increase of pixel ITO area in the top com and mid com products. In order to reduce the ESD defect ratio, the pixel ITO of top com products can be designed to partially cover the gate line, which refers to the design of metal com. In the experiment, the ESD defect ratio of 7‐inch top com product with the unconventional ITO design is reduced from 1.59% to 0. The results fully demonstrate that unconventional pixel ITO design can be applied to the actual product to reduce the ESD risk during the array process.
科研通智能强力驱动
Strongly Powered by AbleSci AI