Post-layout PCB check and simulations for signal integrity

Overviews of comprehensive geometry-based and electrical-based PCB layout checks are given. Layout check results are then compared with signal integrity simulations at various levels: with vs. without trace couplings; with vs. without via couplings; ideal PDN vs. non-ideal PDN; partial channel vs. full channel. A DDR3 memory design is used as an example.