This chapter covers wet processes for logic back-end-of-the-line interconnect technology – namely, wet cleans and wet etching (Sect. 6.1), electroplating (Sect. 6.2), and chemical mechanical planarization (Sect. 6.3). Each section details the introduction of the process and equipment used in 300-mm semiconductor industry from the beginning of Cu era. All the critical components of the process and equipment are described followed by the experimental results and discussion for each of the application. In wet cleans and wet etching section, applications like post-etch residue clean, backside clean, and hardmask wet etch are covered. Plating section includes copper electroplating of damascene and dual damascene structures. In chemical mechanical planarization section, metal – copper, tantalum, tantalum nitride, and cobalt – polishing and planarization, and post-cleaning applications are covered.