This paper discussed 3 innovative comparator topologies proposed in last several years. Depends on the target applications, each of the 3 designs achieved significant performance gains. Compared with conventional design, the comparator with self-calibrating technique has low offset voltage, small die area, low noise, and low power consumption. The comparator with regeneration operating midway realizes dramatically low operation delay with acceptable power consumption. The comparator with latch structure on amplifier stage implements circuit with high speed under low supplied voltage.