NMOS逻辑
PMOS逻辑
晶体管
超调(微波通信)
CMOS芯片
共栅
电气工程
功率半导体器件
材料科学
瞬态(计算机编程)
工程类
电子工程
电压
计算机科学
操作系统
作者
Yu Zhang,Xiao Zhao,Yongqing Wang,Liang Dong
标识
DOI:10.1016/j.mejo.2022.105471
摘要
This paper presents a fully integrated low dropout regulator (LDO) based on a hybrid NMOS/PMOS power transistors(HPT) technique. The HPT consists of a sub-power transistor NMOS and a main power transistor PMOS. Using the proposed HPT in the LDO, the high dc gain is achieved under heavy load condition and stability requirements are relaxed. With no extra power consumption, the proposed HPT provides a high charging rate at the gate of the main power transistor during a high-to-low load step. So the overshoot is reduced during load transient. Besides, the proposed LDO achieves high current efficiency by employing a current-recycling folded cascode amplifier. The post layout simulation results show that the LDO has a quiescent current of 7.4 μA and power supply rejection (PSR) less than −30 dB at 1 MHz. For large load transient of 100 μA to 20 mA and back to 100 μA with CL=100 pF and edge time of 1ns, the overshoot and undershoot are 148 mV and 284 mV respectively. The proposed LDO is designed in SMIC 0.18μm CMOS high-threshold-voltage process and occupies an area of 0.0252mm2.
科研通智能强力驱动
Strongly Powered by AbleSci AI